Need more?
Quantity | Price (ex VAT) |
---|---|
1+ | € 11.160 |
10+ | € 8.680 |
50+ | € 7.340 |
100+ | € 7.320 |
250+ | € 6.910 |
500+ | € 6.490 |
Product Information
Product Overview
The DS1100LU-50+ is a 3.3V 5-tap economy timing element (delay line) in 8 pin µMAX package. It is characterized for operation over the range 3V to 3.6V. The DS1100LU-50+ delay line has five equally spaced taps. It is offered in surface-mount packages to save PCB area. This 5-tap silicon delay line reproduces the input-logic state at the output after a fixed delay of 50ns and it has 10ns delay time per tap. It is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to 10 74LS loads.
- Supply voltage range is 3V to 3.6V
- Operating temperature range from -40°C to 85°C
- Delays are stable and precise
- Low power CMOS and TTL/CMOS compatible
- Vapour phase and IR solderable
Applications
Clock & Timing
Warnings
Market demand for this product has caused an extension in leadtimes. Delivery dates may fluctuate. Product exempt from discounts.
Notes
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
Technical Specifications
50ns
5
3.6V
8Pins
85°C
MSL 1 - Unlimited
10ns
3V
µMAX
-40°C
-
No SVHC (21-Jan-2025)
Technical Docs (1)
Associated Products
1 Product Found
Legislation and Environmental
Country in which last significant manufacturing process was carried outCountry of Origin:Philippines
Country in which last significant manufacturing process was carried out
RoHS
RoHS
Product Compliance Certificate