2,500 more incoming. You can reserve stock now
Quantity | Price (ex VAT) |
---|---|
5+ | € 0.341 |
50+ | € 0.207 |
100+ | € 0.180 |
500+ | € 0.148 |
1000+ | € 0.142 |
Product Information
Product Overview
The HEF4027BT is a dual JK Flip-flop features independent set-direct (SD), clear-direct (CD), clock inputs and outputs (Q, Q\). Data is accepted when clock is low and transferred to the output on the positive-going edge of the clock. The active high asynchronous clear-direct and set-direct inputs are independent and override the J, K and clock inputs. The outputs are buffered for best system performance. Schmitt trigger action makes the clock input highly tolerant of slower rise and fall times. It operates over a recommended VDD power supply range of 3 to 15V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS or another input.
- Fully static operation
- Standardized symmetrical output characteristics
- Complies with JEDEC standard JESD 13-B
Applications
Medical, Industrial, Consumer Electronics, Automation & Process Control
Technical Specifications
HEF4027
30ns
2.4mA
SOIC
Positive Edge
4.5V
HEF4000
-40°C
-
MSL 1 - Unlimited
JK
30MHz
SOIC
16Pins
Complementary
15.5V
4027
70°C
-
No SVHC (21-Jan-2025)
Legislation and Environmental
Country in which last significant manufacturing process was carried outCountry of Origin:Netherlands
Country in which last significant manufacturing process was carried out
RoHS
RoHS
Product Compliance Certificate