Need more?
Quantity | Price (ex VAT) |
---|---|
1+ | € 0.866 |
10+ | € 0.618 |
100+ | € 0.489 |
500+ | € 0.401 |
Product Information
Product Overview
The SN74F573DW is an octal transparent D Latch with 3-state outputs. It is designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers and working registers. The eight latches of the F573 are transparent D-type latches. While the latch enable input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs. A buffered OE\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high- impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pull-up components.
- Full parallel access for loading
- Buffered control inputs
Applications
Communications & Networking
Technical Specifications
0
Tri State
24mA
SOIC
4.5V
8bit
74573
70°C
-
No SVHC (27-Jun-2018)
D Type Transparent
8ns
SOIC
20Pins
5.5V
74F
0°C
-
MSL 1 - Unlimited
Technical Docs (1)
Legislation and Environmental
Country in which last significant manufacturing process was carried outCountry of Origin:Malaysia
Country in which last significant manufacturing process was carried out
RoHS
RoHS
Product Compliance Certificate